1. , , . Performance of hardware compressed main memory. Research Report RC21799, IBM T. J. Watson Research Center, July 2000.
2. , . Cache-memory interfaces in compressed memory systems. Research Report RC21662, IBM T. J. Watson Research Center, February 2000.
3. , . The hardware architecture of the CRISP microprocessor. Proceedings of the International Symposium on Computer Architecture, Pittsburgh, PA, June 1987. ACM Press: New York, 1987; 309–319.
4. . CodePack: Code compression for PowerPC processors. Technical Report, IBM Microelectronics Division, May 2000.
5. . Compiler-driven cached code compression schemes for embedded ILP processors. Proceedings of the 32nd International Symposium on Microarchitecture, Haifa, Israel, November 1999. IEEE Computer Society: Washington, DC, 1999; 82–92.