1. “Impact of mobility boosters (XsSOI, CESL, TiN gate) on the performance of “100” or “110” oriented FDSOI cMOSFETs for the 32nm node”;ANDRIEU;IEEE Symp. VLSI Tech.,2007
2. “45 nm High-k + metal gate strain-enhanced transistors”;AUTH;IEEE Symp. VLSI Tech.,2008
3. “A 65 nm logic technology featuring 35nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and 0.57 μm2 SRAM cell”;BAI;IEDM Tech. Dig.,2004
4. “Localized ultra-thin GeOI: An innovative approach to germanium channel MOSFETs on bulk Si substrates”;BATAIL;IEDM Tech. Dig.,2008
5. “X-ray reciprocal space mapping of Si/Si1-xGex heterostructures”;BAUER;J. Cryst. Growth,1995