1. C. V. Schimpfle S. Simon J. A. Nossek “Optimal placement of registers in data paths for low power design,” Proceedings of IEEE International Symposium on Circuits and Systems 1997 2160 2163
2. J. Monteiro S. Devadas A. Ghosh “Retiming sequential circuits for low power,” Proceedings of IEEE International Conference on Computer-aided Design 1993 398 402
3. “Behavior and testability preservation under the retiming transformation,”;El-Maleh;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,1997
4. S. Dey S. Chakradhar “Retiming sequential circuits to enhance testability,” Proceedings of IEEE VLSI Test Symposium 1994 28 33