Publisher
John Wiley & Sons Singapore Pte. Ltd
Reference19 articles.
1. D. Hisamoto W. Lee J. Kedzierski E. Anderson H. Takeuchi K. Asano T. King J. Bokor C. Hu A Folded-Channel MOSFET for Deep-Sub-Tenth Micron Era 1032 1034 1998
2. B. Doyle B. Boyanov S. Datta M. Doczy S. Hareland B. Jin J. Kavaieros T. Linton R. Rios R. Chau Tri-Gate Fully-Depleted CMOS Transistors: Fabrication, Design and Layout 133 134 2003
3. Robust engineering of S/D diffusion doping and metal contact layouts for multi-fin triple-gate FETs;Konishi;IEEE Electron Device Lett.,2006
4. Investigation of the source/drain asymmetric effects due to gate misalignment in planar double-gate MOSFETs;Yin;IEEE Trans. Electron Devices,2005
5. DC and AC characteristics of sub-50-nm MOSFETs with source/drain-to-gate nonoverlapped structure;Lee;IEEE Trans. Nanotechnol.,2002
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献