1. Voldman S.andGross V.(1993).Scaling optimization and design considerations of electrostatic discharge protection circuits in CMOS technology.Proceedings of EOS/ESD Symposium pp.251–260.
2. Wang A.(1999).ESD protection design using copper interconnects: more robustness and less parasitics.A Project Report to SRC Copper Design Contest.
3. Shabde S. Simmons G. Baluni A. andBack D.(1984).Snapback induced gate dielectric breakdown in graded junction MOS structures.Proceedings of International Reliability Physics Symposium pp.165–168.
4. Chan M. Yuen S. Ma Z.et al. (1994).Comparison of ESD protection capability of SOI and bulk CMOS output buffers.Proceedings of International Reliability Physics Symposium pp.292–298.
5. Double snapback in SOI nMOSFET's and its application for SOI ESD protection;Verhaege K.;IEEE Electron Device Lett.,1993