1. Feng H.G.(2001).A mixed‐mode simulation‐design methodology for on‐chip ESD protection design. An MS thesis. Illinois Institute of Technology.
2. Gong K.(2001).ESD protection in copper interconnect and ESD‐to‐circuit performance influences. An MS thesis. Illinois Institute of Technology.
3. A study of parasitic effects of ESD protection on RF ICs;Gong K.;IEEE Trans. Microw. Theory Tech.,2002
4. A review on RF ESD protection design;Wang A.;IEEE Trans. Electron Devices,2005
5. Chen G. Feng H. Wang A. andCheng Y.(2005).Noise analysis of ESD structures and impacts on a fully‐integrated 5.5 GHz LNA in 0.18 μm SiGe BiCMOS.Proceedings of IEEE European Conference on Wireless Technology pp.261–263.https://doi.org/10.1109/ECWT.2005.1617707.