1. Ab Rahman A.A.H. Thavot R. Mattavelli M. andFaure P.(2010).Hardware and software synthesis of image filters from CAL dataflow specification.Conference on Ph.D. Research in Microelectronics and Electronics (PRIME) Berlin Germany(18–21 July 2010) 4pages.
2. Ahmed E.andRose J.(2000).The effect of LUT and cluster size on deep‐submicron FPGA performance and density.International Symposium on Field Programmable Gate Arrays Monterey CA USA(10–11 February 2000) 3–12.https://doi.org/10.1145/329166.329171.
3. Al‐Dujaili A.andFahmy S.A.(2017).High throughput 2D spatial image filters on FPGAs.arXiv preprint (1710.05154) 8pages.https://doi.org/10.48550/arXiv.1710.05154.
4. From C to netlists: hardware engineering for software engineers?
5. Altera(2009).Generating functionally equivalent FPGAs and ASICs with a single set of RTL and synthesis/timing constraints. White paper Altera Corporation USA.