1. Quantitative design and evaluation of enhancement/thresholding edge detectors
2. Altera(2009).Timing Closure Methodology for Advanced FPGA Designs. Application note AN‐584‐1.0.Altera Corporation USA.
3. Programming models for hybrid CPU/FPGA chips
4. Appiah K. Hunter A. Dickenson P. andOwens J.(2008).A run‐length based connected component algorithm for FPGA implementation.International Conference on Field Programmable Technology Taipei Taiwan(8–10 December 2008) 177–184.https://doi.org/10.1109/FPT.2008.4762381.
5. Arias‐Estrada M.andRodriguez‐Palacios E.(2002).An FPGA co‐processor for real‐time visual tracking.International Conference on Field Programmable Logic and Applications Montpellier France(2–4 September 2002) Lecture Notes in Computer Science Volume2438 710–719.https://doi.org/10.1007/3‐540‐46117‐5_73.