Enabling shared memory communication in networks of MPSoCs-Reference-Cited by-同舟云学术

Enabling shared memory communication in networks of MPSoCs

Published:2018-09-25 Issue:21 Volume:31 Page:
ISSN:1532-0626
Container-title:Concurrency and Computation: Practice and Experience
language:en
Short-container-title:Concurrency Computat Pract Exper

Author:

Lant Joshua¹^ORCID,Concatto Caroline¹,Attwood Andrew¹,Pascual Jose A.¹^ORCID,Ashworth Mike¹,Navaridas Javier¹,Luján Mikel¹,Goodacre John¹

Affiliation:

1. School of Computer ScienceUniversity of Manchester Manchester UK

Funder

European Union's Horizon 2020

Publisher

Wiley

Subject

Computational Theory and Mathematics,Computer Networks and Communications,Computer Science Applications,Theoretical Computer Science,Software

Link

https://onlinelibrary.wiley.com/doi/pdf/10.1002/cpe.4774

Reference37 articles.

1. A 30 Year Retrospective on Dennard's MOSFET Scaling Paper

2. MarazakisM GoodacreJ FuinD et al.EUROSERVER: share‐anything scale‐out micro‐server design. In: Proceedings of the 2016 Conference on Design Automation & Test in Europe (DATE '16);2016;Dresden Germany.

3. FeldmanM.Fujitso Post‐K supercomputer will ride ARM into exascale. Top 500. June 23 2016.https://www.top500.org/news/fujitsu-switches-horses-for-post-k-supercomputer-will-ride-arm-into-exascale. Accessed November 15 2017.

4. NurvitadhiE SimJ SheffieldD MishraA KrishnanS MarrD.Accelerating recurrent neural networks in analytics servers: comparison of FPGA CPU GPU and ASIC. Paper presented at: 2016 26th International Conference on Field Programmable Logic and Applications (FPL);2016;Lausanne Switzerland.

5. CookeP FowersJ StittG HuntL.A comparison of correntropy‐based feature tracking on FPGAs and GPUs. Paper presented at: 2013 IEEE 24th International Conference on Application‐Specific Systems Architectures and Processors;2013;Washington DC.

Cited by 5 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. The Prism Bridge: Maximizing Inter-Chip AXI Throughput in the High-Speed Serial Era;IEEE Access;2023

2. Scalable STAR Array Testbed;2022 IEEE International Symposium on Phased Array Systems & Technology (PAST);2022-10-11

3. Experimental research of a shared memory subsystem with limited queue length for specialized reconfigurable multiprocessor systems;Independent Journal of Management & Production;2022-06-01

4. Foreword to the Special Issue on Processors, Interconnects, Storage, and Caches for Exascale Systems;Concurrency and Computation: Practice and Experience;2019-07-02

5. Receive-Side Notification for Enhanced RDMA in FPGA Based Networks;Architecture of Computing Systems – ARCS 2019;2019