Stabilization of Morphotropic Phase Boundary in Hafnia via Microwave Low‐Temperature Crystallization Process for Next‐Generation Dynamic Random Access Memory Technology
-
Published:2024-05-21
Issue:9
Volume:18
Page:
-
ISSN:1862-6254
-
Container-title:physica status solidi (RRL) – Rapid Research Letters
-
language:en
-
Short-container-title:Physica Rapid Research Ltrs
Author:
Shin Hunbeom1,
Kim Giuk1,
Lee Sujeong1,
Choi Hyojun1,
Lee Sangho1,
Lee Sangmok1,
Nam Yunseok1,
Kang Geonhyeong1,
Kim Hyungjun2,
Ahn Jinho3,
Jeon Sanghun1ORCID
Affiliation:
1. School of Electrical Engineering Korea Advanced Institute of Science and Technology (KAIST) Yuseong‐gu Daejeon 34141 Republic of Korea
2. Samsung Advanced Institute of Technology Samsung Electronics Suwon 16678 Republic of Korea
3. Division of Materials Science and Engineering Hanyang University Seoul 04763 Republic of Korea
Abstract
The morphotropic phase boundary (MPB), which arises from the combination of antiferroelectric and ferroelectric phases, demonstrates the highest dielectric constant (κ) compared to other phases. This emphasizes its potential as a leading contender for dielectric films in future dynamic random access memory (DRAM) capacitors. MPB‐based high‐κ materials using hafnia have shown a trade‐off between equivalent oxide thickness (EOT) and leakage current density (Jleak) when the crystallization temperature increases with scaling the thickness. Herein, a microwave annealing (MWA) method that can achieve low‐temperature crystallization below 350 °C is employed. The purpose of this method is to mitigate the trade‐off relationships and achieve the strict criteria of current DRAM capacitors. These criteria include low EOT (less than 4 Å) and Jleak (less than 10−7 A cm−2 at 0.8 V) characteristics. The MWA is capable of relatively low‐temperature annealing by supplying energy to the films through both thermal energy and dipole vibration energy. As a result, a record‐low EOT of 3.76 Å and a low leakage current characteristic of 4.2 × 10−8 A cm−2 at 0.8 V are achieved concurrently. It is confident that the research can be important in addressing the challenges associated with reducing the size of next‐generation DRAM capacitors.
Funder
Ministry of Trade, Industry and Energy
National Research Foundation of Korea
Samsung Advanced Institute of Technology
Reference52 articles.
1. Reviewing the Evolution of the NAND Flash Technology
2. J.Han S.Kang K.Kim J.Jang J.Song presented at2023 Int. Electron Devices Meeting (IEDM) San Francisco USA2023.
3. Capacitors with an Equivalent Oxide Thickness of <0.5 nm for Nanoscale Electronic Semiconductor Memory
4. Future of dynamic random-access memory as main memory
5. I.Choi S.Hong K.Kim J.‐S.Hwang S.Woo Y.‐S.Kim C.‐R.Cho E.‐Y.Lee H.‐J.Lee M.‐S.Jung presented at2024 IEEE Int. Solid‐State Circuits Conf. (ISSCC) San Francisco USA2024.