1. (Invited) Past, Present and Future: SiGe and CMOS Transistor Scaling
2. D.Guo G.Karve G.Tsutsui K.Lim R.Robison T.Hook R.Vega D.Liu S.Bedell S.Mochizuki F.Lie K.Akarvardar M.Wang R.Bao S.Burns V.Chan K.Cheng J.Demarest J.Fronheiser P.Hashemi J.Kelly J.Li N.Loubet P.Montanini B.Sahu M. S.Sieg J.Sporre J.Strane R.Southwick et al. inVLSI Tech. Dig Honolulu Hl June2016.
3. S.Mochizuki M.Bhuiyan H.Zhou J.Zhang E.Stuckert J.Li K.Zhao M.Wang V.Basker N.Loubet D.Guo B.Haran H.Bu inIEDM Tech. Dig. San Francisco CA December2020.
4. C. H.Lee H.Kim P.Jamison R. G.Southwick S.Mochizuki K.Watanabe R.Bao R.Galatage S.Guillaumet T.Ando R.Pandey A.Konar B.Lherron J.Fronheiser S.Siddiqui H.Jagannathan V.Paruchuri inVLSI Tech. Dig. Honolulu Hl June2016.
5. Interface Engineering for Atomic Layer Deposited Alumina Gate Dielectric on SiGe Substrates