LOW POWER DIGITAL FILTERING USING ADAPTIVE APPROXIMATE PROCESSING: FIR FILTER STRUCTURES-Reference-Cited by-同舟云学术

LOW POWER DIGITAL FILTERING USING ADAPTIVE APPROXIMATE PROCESSING: FIR FILTER STRUCTURES

Published:2021-06-16 Issue: Volume: Page:1-5
ISSN:
Container-title:Global Journal of Electrical and Computer Engineering
language:en
Short-container-title:Global J. Elec. Comp. Eng.

Author:

LUDWIG JEFFREY¹

Affiliation:

1. Department of Mathematics University of California, Irvine, Irvine, CA USA

Abstract

Techniques for reducing power consumption in digital circuits have become increasingly important because of the growing demand for portable multimedia devices. Digital filters, being ubiquitous in such devices, are a prime candidate for low power design. Algorithmic approaches to low power frequency-selective digital filtering which are based on the concepts of adaptive approximate processing have been developed and formalized by introducing the class of approximate filtering algorithms in which the order of a digital filter is dynamically varied to provide time-varying stopband attenuation in proportion to the time-varying signal-to-noise ratio (SNR) of the input signal, while maintaining a fixed SNR at the filter output. Since power consumption in digital filter implementations is proportional to the order of the filter, dynamically varying the filter order is a strategy which may be used to conserve power. In this paper we introduce a class of approximate filter structures using FIR digital filter constituent elements. These filter structures are explored and shown to be an important element in the characterization of approximate filtering algorithms.

Publisher

Knowvel Journals

Reference24 articles.

1. M. Price, J. Glass, and A. P. Chandrakasan, “A Low-Power Speech Recognizer and Voice Activity Detector Using Deep Neural Networks,” IEEE J. Solid-State Circuits, vol. 53, no. 1, pp. 66–75, 2018, doi: 10.1109/JSSC.2017.2752838.

2. M. Tikekar, V. Sze, and A. P. Chandrakasan, “A Fully Integrated Energy-Efficient H.265/HEVC Decoder With eDRAM for Wearable Devices,” IEEE J. Solid-State Circuits, vol. 53, no. 8, pp. 2368–2377, 2018, doi: 10.1109/JSSC.2018.2837124.

3. U. Banerjee, A. Wright, C. Juvekar, M. Waller, Arvind, and A. P. Chandrakasan, “An Energy-Efficient Reconfigurable DTLS Cryptographic Engine for Securing Internet-of-Things Applications,” IEEE J. Solid-State Circuits, vol. 54, no. 8, pp. 2339–2352, 2019, doi: 10.1109/JSSC.2019.2915203.

4. M. Price, J. Glass, and A. P. Chandrakasan, “A Low-Power Speech Recognizer and Voice Activity Detector Using Deep Neural Networks,” IEEE J. Solid-State Circuits, vol. 53, no. 1, pp. 66–75, 2018, doi: 10.1109/JSSC.2017.2752838.

5. B. H. Calhoun et al., “Design considerations for ultra-low energy wireless microsensor nodes,” IEEE Trans. Comput., vol. 54, no. 6, pp. 727–740, 2005, doi: 10.1109/TC.2005.98.