Design and Analysis of Nanosheet Field-Effect Transistor for High-Speed Switching Applications

Author:

Kumar Ravi1ORCID,Kumar E. Sathish2,Vijayalakshmi S.3,Prasad Dumpa4,Mohamedyaseen A.5,Choubey Shruti Bhargava6,Vignesh N. Arun7ORCID,Johnson Santhosh A.8ORCID

Affiliation:

1. Department of Electronics and Communication Engineering, Jaypee University of Engineering and Technology, Guna 473226, India

2. Department of Electronics and Communication Engineering, Gnanamani College of Technology, Namakkal, India

3. Department of Electronics and Communication Engineering, Sona College of Technology, Salem 636005, India

4. Department of Electronics and Communication Engineering, Sasi Institute of Technology and Engineering, Tadepalligudam 534101, India

5. Department of Electronics and Communication Engineering, Excel Engineering College, Namakkal, India

6. Department of Electronics and Communication Engineering, Sreenidhi Institute of Science and Technology, Hyderabad 501301, India

7. Department of Electronics and Communication Engineering, Gokaraju Rangaraju Institute of Engineering and Technology, Hyderabad 500090, India

8. Faculty of Mechanical Engineering, Jimma Institute of Technology, Jimma University, Jimma, Ethiopia

Abstract

Self-heating effects and short channel effects are unappealing side effects of multigate devices like gate-all-around nanowire-field-effect transistors (FETs) and fin FETs, limiting their performance and posing reliability difficulties. This paper proposes the use of the novel nanosheet FET (NsFET) for complementary metal-oxide semiconductor technology nodes that are changing. Design guidelines and basic measurements for the sub-nm node are displayed alongside a brief introduction to the roadmap to the sub-nm regime and electronic market. The device had an ION/IOFF ratio of more than 105, according to the proposed silicon-based NsFET. For low-power and high-switching applications, the results were verified and achieved quite well. When an NS width increases, although, the threshold voltage (Vth) tends to fall, resulting in a loss in subthreshold effectiveness. Furthermore, the proposed device performance, like subthreshold swing ION/IOFF, was studied with a conventional 2D FET. Hence, the proposed NsFET can be a frontrunner for ultra-low power and high-speed switching applications.

Publisher

Hindawi Limited

Subject

General Materials Science

Reference32 articles.

1. 35.1 An Octa-Core 2.8/2GHz Dual-Gear Sensor-Assisted High-Speed and Power-Efficient CPU in 7nm FinFET 5G Smartphone SoC

2. Cascade FinFET Direct Coupled Amplifier with Power Efficient Technique

3. A review paper on CMOS, SOI and FinFET technology;P. H. Vora;Design and Reuse Industry Articles,2017

4. A surface potential and drain current model for Tri-gate FinFET: analysis of below 10nm channel length;S. Panchanan

5. A Study of FinFET Device Optimization and PPA Analysis at 5 nm Node

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3