Exploiting the Expressiveness of Cyclo-Static Dataflow to Model Multimedia Implementations-Reference-Cited by-同舟云学术

Exploiting the Expressiveness of Cyclo-Static Dataflow to Model Multimedia Implementations

Published:2007-06-21 Issue:1 Volume:2007 Page:
ISSN:1687-6180
Container-title:EURASIP Journal on Advances in Signal Processing
language:en
Short-container-title:EURASIP J. Adv. Signal Process.

Author:

Denolf Kristof,Bekooij Marco,Cockx Johan,Verkest Diederik,Corporaal Henk

Publisher

Springer Science and Business Media LLC

Link

http://link.springer.com/content/pdf/10.1155/2007/84078.pdf

Reference20 articles.

1. Sriram S, Bhattacharyya SS: Embedded Multiprocessors: Scheduling and Synchronization. Marcel Dekker, New York, NY, USA; 2000.

2. Bilsen G, Engels M, Lauwereins R, Peperstraete J: Cyclo-static dataflow. IEEE Transactions on Signal Processing 1996,44(2):397-408. 10.1109/78.485935

3. Davare A, Zhu Q, Moondanos J, Sangiovanni-Vincentelli A: JPEG encoding on the intel MXP5800: a platform-based design case study. Proceedings of the 3rd IEEE Workshop on Embedded Systems for Real-Time Multimedia (ESTMED '05), September 2005, New York, NY, USA 89-94.

4. Hwang H, Oh T, Jung H, Ha S: Conversion of reference C code to dataflow model H.264 encoder case study. Proceedings of the Asia and South Pacific Design Automation Conference (DAC '06), January 2006, Yokohama, Japan 152-157.

5. Haim F, Sen M, Ko D-I, Bhattacharyya SS, Wolf W: Mapping multimedia applications onto configurable hardware with parameterized cyclo-static dataflow graphs. Proceedings of IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP '06), May 2006, Toulouse, France 3: 1052-1055.

Cited by 12 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Advanced Model-Based FPGA Accelerator Design;FPGA-based Implementation of Signal Processing Systems;2017-02-17

2. τ C: C with Process Network Extensions for Embedded Manycores;Procedia Computer Science;2014

3. Guaranteed Services of the NoC of a Manycore Processor;Proceedings of the 2014 International Workshop on Network on Chip Architectures - NoCArc '14;2014

4. A Distributed Run-Time Environment for the Kalray MPPA®-256 Integrated Manycore Processor;Procedia Computer Science;2013

5. A Dedicated Micro-Kernel to Combine Real-Time and Stream Applications on Embedded Manycores;Procedia Computer Science;2013