Affiliation:
1. Department of Electronics and Communication Engineering, Maulana Azad National Institute of Technology, Bhopal, India
2. Department of Electrical and Electronics Engineering, Sagar Institute of Research & Technology, Bhopal, India
Abstract
Background:
Systems-on-chips (SoCs) used by smart phones processor manufacturing
companies such as Intel, Microsoft, Texas Samsung, etc, is an essential part of any mobile device.
“Network-on-Chip” is used to integrate huge numbers of Intellectual Property (IP) blocks on a
single Integrated Chip (IC). Different network topologies may be used in an NoC network, but
mesh topology is widely used. In a conventional mesh structure, a defined router is implemented
at every node in the structure. After analyzing various parameters such as delay, power, area of
conventional mesh topology, we learned that it can be refined further. In this paper, a new 4x4
mesh topology structure is proposed, in which a combination of two different NoC router
architecture is implemented in a single 4x4 mesh structure.
Methods:
Proposed 4x4 mesh structure consists of one conventional router and a new proposed
router which is designed in such a way that it can only transfer its input data into two output
channel. To achieve this component of the router such as Crossbar switch, buffer units of each
channel are changed. This new proposed router Architecture model is simulated in Xilinx ISE 9.2i
with targeted device Virtex4.
Results & Conclusion:
Based on comparative analysis with the conventional router, there is a
significant 17.24 % reduction in the area of proposed 4X4 mesh structure as compared to conventional
4X4 Mesh architecture. Further, the same analysis was also performed for 8x8, 16x16, and
32x32 mesh structures.
Publisher
Bentham Science Publishers Ltd.
Subject
Electrical and Electronic Engineering,Control and Optimization,Computer Networks and Communications,Computer Science Applications
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Effective Routing Algorithm for Thermal Management in Vertically-
Partially-Connected 3D-network on Chip;Recent Advances in Electrical & Electronic Engineering (Formerly Recent Patents on Electrical & Electronic Engineering);2022-12