1. Dhayabarani R.; Wahida Banu R.S.D.; Performance analysis of multiplier using full adder Int J Adv Eng Nano Technol,
(IJAENT), pp. 5-8,,1(3)
2. Garg D.; Rai M.K.; CMOS based 1-bit full adder cell for low-power delay product. IJECCT 2012,2(4),18-23
3. Sandhu D.; Singh S.; Singh S.; Analysis of CMOS full adder circuits for low voltage VLSI design, Int. J. Comput. Sci. Commun. Eng.,(IJCSCE) Special issue on “Rec. Adv. Eng. Technol.” NCRAET, pp. 107-113.
4. Mishra S.; Tomar S.S.; Akashe S.; Design Low Power 10T Full adder Using Process and Circuit Techniques , 2012 2012
5. Nehru K.; Shanmugam A.; Vadivel S.; “CLRCL full adder based low power multiplier architectures”, ISSN: 2249 – 6559. Int J VLSI Embedded Syst IJVES 2012,03(01),107-112