Author:
Huang Ziqiang,Liu Tao,Yang Jingwen,Sun Xin,Chen Kun,Wang Dawei,Hu Hailong,Xu Min,Wang Chen,Xu Saisheng,Zhang David Wei
Publisher
Science China Press., Co. Ltd.
Reference30 articles.
1. Ghani T, Armstrong M, Auth C, et al. A 90nm high volume manufacturing logic technology featuring novel 45nm gate length strained silicon CMOS transistors. In: Proceedings of IEEE International Electron Devices Meeting 2003, 2003. 11.6.1-.6.3.
2. Thompson SE, Armstrong M, Auth C. A 90-nm logic technology featuring strained-silicon. IEEE Trans Electron Devices, 2004, 51: 1790-1797.
3. Das UK, Bhattacharyya TK. Opportunities in device scaling for 3-nm node and beyond: FinFET versus GAA-FET versus UFET. IEEE Trans Electron Devices, 2020, 67: 2633-2638.
4. Loubet N, Hook T, Montanini P, et al. Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET. In: Proceedings of 2017 Symposium on VLSI Technology, 2017. T230-T1.
5. Reboh, S, Coquand, R, Loubet, N, et al. Imaging, modeling and engineering of strain in gate-all-around nanosheet transistors. In: Proceedings of 2019 IEEE International Electron Devices Meeting (IEDM), 2019. 1–4.