Virtual machine showdown

Author:

Shi Yunhe1,Casey Kevin1,Ertl M. Anton2,Gregg David1

Affiliation:

1. Trinity College Dublin, Dublin 2, Ireland

2. Technische Universität Wien

Abstract

Virtual machines (VMs) enable the distribution of programs in an architecture-neutral format, which can easily be interpreted or compiled. A long-running question in the design of VMs is whether a stack architecture or register architecture can be implemented more efficiently with an interpreter. We extend existing work on comparing virtual stack and virtual register architectures in three ways. First, our translation from stack to register code and optimization are much more sophisticated. The result is that we eliminate an average of more than 46% of executed VM instructions, with the bytecode size of the register machine being only 26% larger than that of the corresponding stack one. Second, we present a fully functional virtual-register implementation of the Java virtual machine (JVM), which supports Intel, AMD64, PowerPC and Alpha processors. This register VM supports inline-threaded, direct-threaded, token-threaded, and switch dispatch. Third, we present experimental results on a range of additional optimizations such as register allocation and elimination of redundant heap loads. On the AMD64 architecture the register machine using switch dispatch achieves an average speedup of 1.48 over the corresponding stack machine. Even using the more efficient inline-threaded dispatch, the register VM achieves a speedup of 1.15 over the equivalent stack-based VM.

Publisher

Association for Computing Machinery (ACM)

Subject

Hardware and Architecture,Information Systems,Software

Reference42 articles.

1. Static and Dynamic Characteristics of XPL Programs

2. Antonioli D. N. and Pilz M. 1998. Analysis of the Java class file format. Tech. rep. Antonioli D. N. and Pilz M. 1998. Analysis of the Java class file format. Tech. rep.

3. Online feedback-directed optimization of Java

4. Threaded code

5. Context Threading: A Flexible and Efficient Dispatch Technique for Virtual Machine Interpreters

Cited by 48 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. AST vs. Bytecode: Interpreters in the Age of Meta-Compilation;Proceedings of the ACM on Programming Languages;2023-10-16

2. EVMTracer: Dynamic Analysis of the Parallelization and Redundancy Potential in the Ethereum Virtual Machine;IEEE Access;2023

3. RegCPython: A Register-based Python Interpreter for Better Performance;ACM Transactions on Architecture and Code Optimization;2022-12-16

4. Accidental Choices—How JVM Choice and Associated Build Tools Affect Interpreter Performance;Computers;2022-06-14

5. Interpreter Register Autolocalisation: Improving the Performance of Efficient Interpreters;Proceedings of the 6th International Conference on the Art, Science, and Engineering of Programming;2022-03-21

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3