Affiliation:
1. Project MAC, Massachusetts Institute of Technology
Abstract
A processor is described which can achieve highly parallel execution of programs represented in data-flow form. The language implemented incorporates conditional and iteration mechanisms, and the processor is a step toward a practical data-flow processor for a Fortran-level data-flow language. The processor has a unique architecture which avoids the problems of processor switching and memory/processor interconnecion that usually limit the degree of realizable concurrent processing. The architecture offers an unusual solution to the problem of structuring and managing a two-level memory system.
Publisher
Association for Computing Machinery (ACM)
Cited by
49 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Distributed Checkpointing in Dataflow with Static Scheduling;2023 International Symposium on Computer Architecture and High Performance Computing Workshops (SBAC-PADW);2023-10-17
2. NoC-based hardware software co-design framework for dataflow thread management;The Journal of Supercomputing;2023-05-11
3. Scaling Web API Integrations;2023 IEEE/ACM 45th International Conference on Software Engineering: Software Engineering in Practice (ICSE-SEIP);2023-05
4. Phloem: Automatic Acceleration of Irregular Applications with Fine-Grain Pipeline Parallelism;2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA);2023-02
5. Petri Net Parallel Computing Theory and Applications;Lecture Notes in Networks and Systems;2023