Affiliation:
1. University of Washington, Seattle, Washington
Abstract
We eliminate a key roadblock to efficient verification of nonlinear integer arithmetic using CDCL SAT solvers, by showing how to construct short resolution proofs for many properties of the most widely used multiplier circuits. Such short proofs were conjectured not to exist. More precisely, we give
n
O
(1)
size regular resolution proofs for arbitrary degree 2 identities on array, diagonal, and Booth multipliers and
n
O
(log
n
)
size proofs for these identities on Wallace tree multipliers.
Publisher
Association for Computing Machinery (ACM)
Subject
Artificial Intelligence,Hardware and Architecture,Information Systems,Control and Systems Engineering,Software
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献