Host-Compiled Multicore System Simulation for Early Real-Time Performance Evaluation

Author:

Razaghi Parisa1,Gerstlauer Andreas1

Affiliation:

1. The University of Texas at Austin, Austin, TX

Abstract

With increasing complexity and software content, modern embedded platforms employ a heterogeneous mix of multicore processors along with hardware accelerators in order to provide high performance in limited power budgets. To evaluate real-time performance and other constraints, full system simulations are essential. With traditional approaches being either slow or inaccurate, so-called source-level or host-compiled simulators have recently emerged as a solution for rapid evaluation of the complete system at early design stages. In such approaches, a faster simulation is achieved by abstracting execution behavior and increasing simulation granularity. However, existing source-level simulators often focus on application behavior only while neglecting the effects of hardware/software interactions and their associated speed and accuracy trade-offs. In this article, we present a host-compiled simulator that emulates software execution in a full-system context. Our simulator incorporates abstract models of both real-time operating systems (RTOSs) and multicore processors to replicate timing-accurate hardware/software interactions and to enable full system cosimulation. An integrated approach for automatic timing granularity adjustment (ATGA) uses observations of the system state to automatically control the timing model and optimally navigate speed versus accuracy conditions. Results as applied to industrial-strength platforms confirm that OS- and system-level effects can significantly contribute to overall accuracy and simulation overhead. By providing careful abstractions, our models can achieve full system simulations at equivalent speeds of more than a thousand MIPS with less than 3% timing error. Coupled with the capability to easily adjust simulation parameters and configurations, this demonstrates the benefits of our simulator for early application development and design space exploration.

Publisher

Association for Computing Machinery (ACM)

Subject

Hardware and Architecture,Software

Reference39 articles.

1. ARM. 2014. ARM generic interrupt controller architecture specification. http://infocenter.arm.com. ARM. 2014. ARM generic interrupt controller architecture specification. http://infocenter.arm.com.

2. SimpleScalar: an infrastructure for computer system modeling

3. MPARM: Exploring the Multi-Processor SoC Design Space with SystemC

4. The gem5 simulator

Cited by 7 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Virtual Platform Acceleration through Userspace Host Execution;2022 IEEE 35th International System-on-Chip Conference (SOCC);2022-09-05

2. Software-defined Temporal Decoupling in Virtual Platforms;2021 IEEE 34th International System-on-Chip Conference (SOCC);2021-09-14

3. A Generic Executable Model for Fast Yet Accurate Contention Simulation in Multiprocessor Systems;IEEE Embedded Systems Letters;2020-12

4. Network-level Design Space Exploration of Resource-constrained Networks-of-Systems;ACM Transactions on Embedded Computing Systems;2020-07-16

5. A Hybrid Simulation Approach for Fast and Accurate Timing Analysis of Multi-Processor Platforms Considering Communication Resources Conflicts;Journal of Signal Processing Systems;2017-12-11

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3