1. Boosted Race Trees for Low Energy Classification;Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems;2019-04-04
2. Lightweight Hardware Synchronization for Avoiding Buffer Overflows in Network-on-Chips;Lecture Notes in Computer Science;2018
3. Minimally buffered deflection routing with in-order delivery in a torus;Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip;2017-10-19
4. Consideration of the Flit Size for Deflection Routing based Network-on-Chips;Proceedings of the 1st International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems - AISTECS '16;2016
5. Data Criticality in Network-On-Chip Design;Proceedings of the 9th International Symposium on Networks-on-Chip;2015-09-28