Automated Analysis of Virtual Prototypes at Electronic System Level-Reference-Cited by-同舟云学术

Automated Analysis of Virtual Prototypes at Electronic System Level

Published:2019-05-13 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 2019 on Great Lakes Symposium on VLSI
language:
Short-container-title:

Author:

Goli Mehran¹,Hassan Muhammad¹,Große Daniel¹,Drechsler Rolf¹

Affiliation:

1. University of Bremen/DFKI, Bremen, Germany

Funder

German Federal Ministry of Education and Research (BMBF)-CONVERS

German Federal Ministry of Education and Research (BMBF)-SecRec

University of Bremen's graduate school SyDe-German Excellence Initiative

German Federal Ministry of Education and Research (BMBF)-SATiSFy

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3299874.3318024

Reference16 articles.

1. . IEEE Standard SystemC Language Reference Manual;IEEE Std,2006

2. John Aynsley (Ed.). 2009. OSCI TLM-2.0 Language Reference Manual. Open SystemC Initiative (OSCI). John Aynsley (Ed.). 2009. OSCI TLM-2.0 Language Reference Manual. Open SystemC Initiative (OSCI).

3. John Aynsley. Accessed: 2018-06-30. TLM-2.0 Base Protocol Checker. https://www.doulos.com/knowhow/systemc/tlm2. John Aynsley. Accessed: 2018-06-30. TLM-2.0 Base Protocol Checker. https://www.doulos.com/knowhow/systemc/tlm2.

4. Harry Broeders and René Van Leuken. 2011. Extracting behavior and dynamically generated hierarchy from SystemC models. In DAC. 357--362. 10.1145/2024724.2024810 Harry Broeders and René Van Leuken. 2011. Extracting behavior and dynamically generated hierarchy from SystemC models. In DAC. 357--362. 10.1145/2024724.2024810

5. Görschwin Fey Daniel Große Tim Cassens Christian Genz Tim Warode and Rolf Drechsler. 2004. ParSyC: An Efficient SystemC Parser. In SASIMI. 148--154. Görschwin Fey Daniel Große Tim Cassens Christian Genz Tim Warode and Rolf Drechsler. 2004. ParSyC: An Efficient SystemC Parser. In SASIMI. 148--154.

Cited by 10 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Entwurf Verstehen Methodik;Automatisierte Analyse von virtuellen Prototypen auf der Ebene elektronischer Systeme;2023

2. Early SoCs Information Flow Policies Validation using SystemC-based Virtual Prototypes at the ESL;ACM Transactions on Embedded Computing Systems;2022-06-22

3. Early Validation of SoCs Security Architecture Against Timing Flows Using SystemC-based VPs;2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD);2021-11-01

4. VIP-VP: Early Validation of SoCs Information Flow Policies using SystemC-based Virtual Prototypes;2021 Forum on specification & Design Languages (FDL);2021-09-08

5. ATLaS;Proceedings of the 26th Asia and South Pacific Design Automation Conference;2021-01-18