Author:
Bogiolo Alessandro,Benini Luca,Riccò Bruno
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. FVCAG;Proceedings of the 2016 International Symposium on Low Power Electronics and Design;2016-08-08
2. Logic transformation for low-power synthesis;ACM Transactions on Design Automation of Electronic Systems;2002-04
3. Clock Skew Optimization for Peak Current Reduction;High Performance Clock Distribution Networks;1997