1. N. Agarwal, T. Krishna, Li-Shiuan Peh, and N. K. Jha. 2009. GARNET: A detailed on-chip network model inside a full-system simulator. In IEEE International Symposium on Performance Analysis of Systems and Software. 33–42.
2. Cache coherence protocols: evaluation using a multiprocessor simulation model
3. M. Bakhshalipour, P. Lotfi-Kamran, and H. Sarbazi-Azad. 2018. Domino temporal data prefetcher. In International Symposium on High Performance Computer Architecture. 131–142.
4. Networks on chips: a new SoC paradigm
5. Rahul Bera, Anant V. Nori, Onur Mutlu, and Sreenivas Subramoney. 2019. DSPatch: Dual spatial pattern prefetcher. In Microarchitecture. 531–544.