Affiliation:
1. Hunan University, China
2. National University of Defense Technology, China
Abstract
As technology continuously shrinks, radiation-induced soft errors have become a great threat to the circuit reliability. Among all the causes, the Single-Event Transient (SET) effect is the dominating one for the radiation-induced soft errors. SET-induced soft errors can be mitigated by multiple methods. In terms of area and power overhead, blocking SET propagation is considered to be the most efficient way for soft error reduction. It is found that the SET pulse width can be shrunk by a pulse quenching effect, which can be utilized to mitigate soft errors without introducing any area and power overhead. In this article, we present an effective detailed placer to exploit the pulse quenching effect for soft error reduction in combinational circuits. In our method, the quenching effect enhancement is globally optimized while the cell displacement is minimized. The experimental results demonstrate that our method reduces the soft error vulnerability of the circuits by 29.53% versus 18.38% of the state-of-the-art solution. Meanwhile, our method has a minimal effect on the displacement and half-perimeter wire length (HPWL) compared with the previous solutions, which means a minimum timing influence to the original design.
Funder
National Natural Science Foundation of China
Publisher
Association for Computing Machinery (ACM)
Subject
Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Computer Science Applications
Reference37 articles.
1. The effect of layout topology on single-event transient pulse quenching in a 65 nm bulk CMOS process;Ahlbin J. R.;IEEE Transactions on Nuclear Science,2010
2. Single-Event Transient Pulse Quenching in Advanced CMOS Logic Circuits
3. The EPFL combinational benchmark suite;Amaru L.;Proceedings of the 24th International Workshop on Logic and Synthesis (IWLS),2015
4. Pulse quenching induced by multi-collection effects in 45 nm silicon-on-insulator technology
5. Layout Technique for Single-Event Transient Mitigation via Pulse Quenching