Optimal test access architectures for system-on-a-chip

Author:

Chakrabarty Krishnendu1

Affiliation:

1. Duke Univ., Durham, NC

Abstract

Test access is a major problem for core-based system-on-a-chip (SOC) designs. Since embedded cores in an SOC are not directly accessible via chip inputs and outputs, special access mechanisms are required to test them at the system level. An efficient test access architecture should also reduce test cost by minimizing test application time. We address several issues related to the design of optimal test access architectures that minimize testing time., including the assignment of cores to test buses, distribution of test data width between multiple test buses, and analysis of test data width required to satisfy an upper bound on the testing time. Even though the decision versions of all these problems are shown to be NP-complete, they can be solved exactly for practical instances using integer linear programming (ILP). As a case study, the ILP models for two hypothetical but nontrivial systems are solved using a public-domain ILP software package.

Publisher

Association for Computing Machinery (ACM)

Subject

Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Computer Science Applications

Reference22 articles.

1. BERKELAAR M. 1999. lpsolve version 2.0. Department of Mathematics and Computing Science Eindhoven University of Technology Eindhoven Netherlands. E-mail: michel@es.ele.tue.nl BERKELAAR M. 1999. lpsolve version 2.0. Department of Mathematics and Computing Science Eindhoven University of Technology Eindhoven Netherlands. E-mail: michel@es.ele.tue.nl

2. Test scheduling for core-based systems using mixed-integer linear programming

Cited by 61 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Incomplete Testing of SOC;Journal of Electronic Testing;2023-05-29

2. A Branch-&-Bound Test-Access-Mechanism Optimization Method for Multi- $V_{\mathrm{ dd}}$ SoCs;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2017-11

3. Re-optimization Algorithm for Wrapper Scan Chains Balance Based on Twice-Assigned Method Using Dynamic Adjustment and Mean Value;2015 Fifth International Conference on Instrumentation and Measurement, Computer, Communication and Control (IMCCC);2015-09

4. Time-Division Multiplexing for Testing DVFS-Based SoCs;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2015-04

5. Sectional NoC Mapping Scheme Optimized for Testing Time;Transactions on Engineering Technologies;2015

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3