A high-speed network interface for distributed-memory systems

Author:

Steenkiste Peter1

Affiliation:

1. Carnegie Mellon Univ., Pittsburgh, PA

Abstract

Distributed-memory systems have traditionally had great difficulty performing network I/O at rates proportional to their computational power. The problem is that the network interface has to support network I/O for a supercomputer, using computational and memory bandwidth resources similar to those of a workstation. As a result, the network interface becomes a bottleneck. In this article we present an I/O architecture that addresses these problems and supports high-speed network I/O on distributed-memory systems. The key to good performance is to partition the work appropriately between the system and the network interface. Some communication tasks are performed on the distributed-memory parallel system, since it is more powerful and less likely to become a bottleneck than the network interface. Tasks that do not parallelize well are performed on the network interface, and hardware support is provided for the most time-critical operations. This architecture has been implemented for the iWarp distributed-memory system and has been used by a number of applications. We describe this implementaiton, present performance results, and use application examples to validated the main features of the I/O architecture.

Publisher

Association for Computing Machinery (ACM)

Subject

General Computer Science

Reference44 articles.

1. ADAMS D. 1993. Cray T3D system architecture overview. Revision 1.C. Cray Research Inc. Eagan Minn. ADAMS D. 1993. Cray T3D system architecture overview. Revision 1.C. Cray Research Inc. Eagan Minn.

2. ANSI. 1991. High-performance parallel interface--Mechanical electrical and signalling protocol specification HIPPI-PH. ANSI X3.183-1991. ANSI New York. ANSI. 1991. High-performance parallel interface--Mechanical electrical and signalling protocol specification HIPPI-PH. ANSI X3.183-1991. ANSI New York.

3. ANSI. 1992. Fibre channel physical and signaling interface (FC-PH). Revision 2.2. X3T9 I/O Interface. ANSI New York. ANSI. 1992. Fibre channel physical and signaling interface (FC-PH). Revision 2.2. X3T9 I/O Interface. ANSI New York.

4. Survey of traffic control schemes and protocols in ATM networks

Cited by 3 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. An efficient on-chip NI offering guaranteed services, shared-memory abstraction, and flexible network configuration;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2005-01

2. Design, implementation, and evaluation of a single-copy protocol stack;Software: Practice and Experience;1998-07

3. An efficient on-chip network interface offering guaranteed services, shared-memory abstraction, and flexible network configuration;Proceedings Design, Automation and Test in Europe Conference and Exhibition

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3