Affiliation:
1. Università di Pisa, Pisa, Italy
Abstract
Bytecode verification is a key point in the security chain of the Java platform. This feature is only optional in many embedded devices since the memory requirements of the verification process are too high. In this article we propose an approach that significantly reduces the use of memory by a serial/parallel decomposition of the verification into multiple specialized passes. The algorithm reduces the type encoding space by operating on different abstractions of the domain of types. The results of our evaluation show that this bytecode verification can be performed directly on small memory systems. The method is formalized in the framework of abstract interpretation.
Funder
Sixth Framework Programme
Publisher
Association for Computing Machinery (ACM)
Reference40 articles.
1. Tool-Assisted Specification and Verification of Typed Low-Level Languages
2. Bernardeschi C. Francesco N. D. Lettieri G. Martini L. and Masci P. 2007. Decomposing bytecode verification by abstract interpretation for space awareness in embedded systems. Tech. rep. IET-07-01 Dipartimento di Ingegneria dell'Informazione Università di Pisa http://www.ing.unipi.it/~o1103499/papers/IET-07-01.pdf. Bernardeschi C. Francesco N. D. Lettieri G. Martini L. and Masci P. 2007. Decomposing bytecode verification by abstract interpretation for space awareness in embedded systems. Tech. rep. IET-07-01 Dipartimento di Ingegneria dell'Informazione Università di Pisa http://www.ing.unipi.it/~o1103499/papers/IET-07-01.pdf.
3. Using Control Dependencies for Space-Aware Bytecode Verification
4. Using postdomination to reduce space requirements of data flow analysis
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献