Affiliation:
1. Department of Computer Science, University of Joensuu, PB 111, SF-80101 Joensuu, Finland
Abstract
Parallel Random Access Machine (PRAM) is a popular model for parallel computation that promises easy programmability and great parallel performance, but only if efficient shared main memories can be built. This won't be easy, because the complexity of shared memories leads to difficult technical problems. In this paper we consider the idea of true multiport memory that can be used as building block of efficient PRAM-style shared main memory. Two possible structures of multiport memory chips are presented. We will also give preliminary cost-effectivity and performance analysis of memory systems using proposed multiport RAMs. Results are encouraging: At least small size multiport memories look physically feasible. Also the power of PRAM model can be fully exploited by computer systems with multiport memories.
Publisher
Association for Computing Machinery (ACM)
Cited by
9 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Barrier Synchronization: Simplified, Generalized, and Solved Without Mutual Exclusion;2018 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW);2018-05
2. REPLICA MBTAC: multithreaded dual-mode processor;The Journal of Supercomputing;2017-12-16
3. Prototyping the MBTAC Processor for the REPLICA CMP;2014 IEEE International Parallel & Distributed Processing Symposium Workshops;2014-05
4. Memory access schedule minimization for embedded systems;Journal of Systems Architecture;2012-01
5. Performance comparison of some shared memory organizations for 2D mesh-like NOCs;Microprocessors and Microsystems;2011-03