Affiliation:
1. National Tsing Hua University, Taiwan
Abstract
As multi-core architecture has become the mainstream, the corresponding multi-core instruction-set simulation (MCISS) is also needed to aid system development. Ideally, we may run a MCISS in parallel to enhance the simulation speed. However, the conventional centralized timing synchronization mechanism would greatly constrain the parallelism of a MCISS, so the simulation speed is bounded. To resolve this issue, we propose a new distributed timing synchronization technique which allows higher parallelism for a MCISS. Hence, it accelerates the simulation speed by 9 to 20 times as the number of cores increases in contrast to the centralized synchronization approach.
Funder
National Science Council Taiwan
Publisher
Association for Computing Machinery (ACM)
Subject
Hardware and Architecture,Software
Reference38 articles.
1. Shared memory consistency models: a tutorial
2. Andes Technology Corp. 2008. AndeStarTM instruction set architecture manual/Andes programming guide. http://www.andestech.com/p4-5.htm. Andes Technology Corp. 2008. AndeStarTM instruction set architecture manual/Andes programming guide. http://www.andestech.com/p4-5.htm.
3. A Universal Technique for Fast and Flexible Instruction-Set Architecture Simulation
4. The SimpleScalar tool set, version 2.0
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献