Affiliation:
1. University of Toronto, Canada
Abstract
As FPGA capacity increases, a growing challenge is connecting ever-more components with the current low-level FPGA interconnect while keeping designers productive and on-chip communication efficient. We propose augmenting FPGAs with networks-on-chip (NoCs) to simplify design, and we show that this can be done while maintaining or even improving silicon efficiency. We compare the area and speed efficiency of each NoC component when implemented hard versus soft to explore the space and inform our design choices. We then build on this component-level analysis to architect hard NoCs and integrate them into the FPGA fabric; these NoCs are on average 20--23× smaller and 5--6× faster than soft NoCs. A 64-node hard NoC uses only ∼2% of an FPGA's silicon area and metallization. We introduce a new communication efficiency metric: silicon area required per realized communication bandwidth. Soft NoCs consume 4960 mm
2
/TBps, but hard NoCs are 84× more efficient at 59 mm
2
/TBps. Informed design can further reduce the area overhead of NoCs to 23 mm
2
/TBps, which is only 2.6× less efficient than the simplest point-to-point soft links (9 mm
2
/TBps). Despite this almost comparable efficiency, NoCs can switch data across the entire FPGA while point-to-point links are very limited in capability; therefore, hard NoCs are expected to improve FPGA efficiency for more complex styles of communication.
Funder
NSERC and Altera
Natural Sciences and Engineering Research Council of Canada
Publisher
Association for Computing Machinery (ACM)
Reference26 articles.
1. Altera Corp. 2007. Stratix III FPGA: Lowest power highest performance 65-nm FPGA. http://www.altera.com/devices/fpga/stratix-fpgas/stratix-iii/st3-index.jsp. Altera Corp. 2007. Stratix III FPGA: Lowest power highest performance 65-nm FPGA. http://www.altera.com/devices/fpga/stratix-fpgas/stratix-iii/st3-index.jsp.
2. Design tradeoffs for tiled CMP on-chip networks
3. D. U. Becker. 2012. Efficient microarchitecture for NoC router. Ph.D. dissertation Stanford University. D. U. Becker. 2012. Efficient microarchitecture for NoC router. Ph.D. dissertation Stanford University.
4. Allocator implementations for network-on-chip routers
Cited by
14 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. HRFF: Hierarchical and Recursive Floorplanning Framework for NoC-Based Scalable Multidie FPGAs;IEEE Transactions on Circuits and Systems I: Regular Papers;2023-11
2. Placement Optimization for NoC-Enhanced FPGAs;2023 IEEE 31st Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM);2023-05
3. Programming and Synthesis for Software-defined FPGA Acceleration: Status and Future Prospects;ACM Transactions on Reconfigurable Technology and Systems;2021-12-31
4. An efficient shortest path algorithm for content-based routing on 2-D mesh accelerator networks;Future Generation Computer Systems;2021-01
5. Enhancing Butterfly Fat Tree NoCs for FPGAs with Lightweight Flow Control;2019 IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM);2019-04