Affiliation:
1. National University of Lesotho
Abstract
We develop an analytical model of multiprocessor with private caches and shared memory and obtain the steady-state probabilities of the system. Behaviour in equilibrium can be studied and analyzed. We show that results can be applied to determine the output parameters for both blocking and non-blocking caches.
Publisher
Association for Computing Machinery (ACM)
Reference10 articles.
1. S. K. Bose Introduction to Queuing Systems Kluwer/Plenum Publishers 2001. S. K. Bose Introduction to Queuing Systems Kluwer/Plenum Publishers 2001.
2. M.C. Chiang Memory System Design For Bus Based Multiprocessor PhD Thesis University of Wisconsin 1991. M.C. Chiang Memory System Design For Bus Based Multiprocessor PhD Thesis University of Wisconsin 1991.
3. N-unit parallel redundant system with correlated failure and single repair facility