Affiliation:
1. University of Washington, Seattle, WA
Abstract
Silicon technology will continue to provide an exponential increase in the availability of raw transistors. Effectively translating this resource into application performance, however, is an open challenge that conventional superscalar designs will not be able to meet. We present WaveScalar as a scalable alternative to conventional designs. WaveScalar is a dataflow instruction set and execution model designed for scalable, low-complexity/high-performance processors. Unlike previous dataflow machines, WaveScalar can efficiently provide the sequential memory semantics that imperative languages require. To allow programmers to easily express parallelism, WaveScalar supports pthread-style, coarse-grain multithreading and dataflow-style, fine-grain threading. In addition, it permits blending the two styles within an application, or even a single function.
To execute WaveScalar programs, we have designed a scalable, tile-based processor architecture called the WaveCache. As a program executes, the WaveCache maps the program's instructions onto its array of processing elements (PEs). The instructions remain at their processing elements for many invocations, and as the working set of instructions changes, the WaveCache removes unused instructions and maps new ones in their place. The instructions communicate directly with one another over a scalable, hierarchical on-chip interconnect, obviating the need for long wires and broadcast communication.
This article presents the WaveScalar instruction set and evaluates a simulated implementation based on current technology. For single-threaded applications, the WaveCache achieves performance on par with conventional processors, but in less area. For coarse-grain threaded applications the WaveCache achieves nearly linear speedup with up to 64 threads and can sustain 7--14 multiply-accumulates per cycle on fine-grain threaded versions of well-known kernels. Finally, we apply both styles of threading to
equake
from Spec2000 and speed it up by 9x compared to the serial version.
Publisher
Association for Computing Machinery (ACM)
Cited by
80 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Accelerating RTL Simulation with Hardware-Software Co-Design;56th Annual IEEE/ACM International Symposium on Microarchitecture;2023-10-28
2. Towards Efficient Control Flow Handling in Spatial Architecture via Architecting the Control Flow Plane;56th Annual IEEE/ACM International Symposium on Microarchitecture;2023-10-28
3. Consistency Constraints for Mapping Dataflow Graphs to Hybrid Dataflow/von Neumann Architectures;ACM Transactions on Embedded Computing Systems;2023-09-26
4. Allocation and Scheduling of Dataflow Graphs on Hybrid Dataflow/von Neumann Architectures;Proceedings of the 21st ACM-IEEE International Conference on Formal Methods and Models for System Design;2023-09-21
5. Program Balancing in Compilation for Buffered Hybrid Dataflow Processors;2023 IEEE 47th Annual Computers, Software, and Applications Conference (COMPSAC);2023-06