1. 2018. International Roadmap for Device and Systems. 2018. International Roadmap for Device and Systems.
2. 3nm GAA Technology featuring Multi-Bridge-Channel FET for Low Power and High Performance Applications
3. ASAP7: A 7-nm finFET predictive process design kit
4. Shang-Rong Fang 2017 . On Benchmarking Pin Access for Nanotechnology Standard Cells. In 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). 237–242 . https://doi.org/10.1109/ISVLSI.2017.49 Shang-Rong Fang 2017. On Benchmarking Pin Access for Nanotechnology Standard Cells. In 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). 237–242. https://doi.org/10.1109/ISVLSI.2017.49
5. Sun ik Heo 2019 . Detailed Placement for IR Drop Mitigation by Power Staple Insertion in Sub-10nm VLSI. In 2019 Design , Automation Test in Europe Conference Exhibition (DATE). 830–835 . https://doi.org/10.23919/DATE.2019.8715096 Sun ik Heo 2019. Detailed Placement for IR Drop Mitigation by Power Staple Insertion in Sub-10nm VLSI. In 2019 Design, Automation Test in Europe Conference Exhibition (DATE). 830–835. https://doi.org/10.23919/DATE.2019.8715096