Dynamic Cache Reconfiguration for Soft Real-Time Systems

Author:

Wang Weixun1,Mishra Prabhat1,Gordon-Ross Ann1

Affiliation:

1. University of Florida

Abstract

In recent years, efficient dynamic reconfiguration techniques have been widely employed for system optimization. Dynamic cache reconfiguration is a promising approach for reducing energy consumption as well as for improving overall system performance. It is a major challenge to introduce cache reconfiguration into real-time multitasking systems, since dynamic analysis may adversely affect tasks with timing constraints. This article presents a novel approach for implementing cache reconfiguration in soft real-time systems by efficiently leveraging static analysis during runtime to minimize energy while maintaining the same service level. To the best of our knowledge, this is the first attempt to integrate dynamic cache reconfiguration in real-time scheduling techniques. Our experimental results using a wide variety of applications have demonstrated that our approach can significantly reduce the cache energy consumption in soft real-time systems (up to 74%).

Funder

Division of Computing and Communication Foundations

Semiconductor Research Corporation

Publisher

Association for Computing Machinery (ACM)

Subject

Hardware and Architecture,Software

Reference44 articles.

1. Scheduling Arbitrary-Deadline Sporadic Task Systems on Multiprocessors

2. A survey of design techniques for system-level dynamic power management

3. Burger D. Austin T. M. and Bennett S. 1996. Evaluating future microprocessors: The simplescalar tool set. Tech. rep. University of Wisconsin-Madison Madison WI. Burger D. Austin T. M. and Bennett S. 1996. Evaluating future microprocessors: The simplescalar tool set. Tech. rep. University of Wisconsin-Madison Madison WI.

4. Buttazzo G. 1995. Hard Real-Time Computing Systems. Kluwer Berlin Heidelberg. Buttazzo G. 1995. Hard Real-Time Computing Systems . Kluwer Berlin Heidelberg.

5. EEMBC. 2000. EEMBC The Embedded Microprocessor Benchmark Consortium. http://www.eembc.org. EEMBC . 2000. EEMBC The Embedded Microprocessor Benchmark Consortium. http://www.eembc.org.

Cited by 25 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Ensuring Cyber-Physical System Stability in the Presence of Deadline Misses;2024 IEEE 3rd Real-Time and Intelligent Edge Computing Workshop (RAGE);2024-05-13

2. Hopscotch: A Hardware-Software Co-Design for Efficient Cache Resizing on Multi-Core SoCs;IEEE Transactions on Parallel and Distributed Systems;2024-01

3. Stochastic Analysis of Control Systems Subject to Communication and Computation Faults;ACM Transactions on Embedded Computing Systems;2023-09-09

4. Deadline-Miss-Adaptive Controller Implementation for Real-Time Control Systems;2022 IEEE 28th Real-Time and Embedded Technology and Applications Symposium (RTAS);2022-05

5. Decision Tree-Based Adaptive Reconfigurable Cache Scheme;Algorithms;2021-06-01

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3