A general constraint-centric scheduling framework for spatial architectures

Author:

Nowatzki Tony1,Sartin-Tarm Michael2,De Carli Lorenzo1,Sankaralingam Karthikeyan1,Estan Cristian3,Robatmili Behnam4

Affiliation:

1. University of Wisconsin-Madison, Madison, WI, USA

2. University of Wisconsin-Madison, Madison, UNK, USA

3. Broadcom, San Francisco, CA, USA

4. Qualcomm Research Silicon Valley, Santa Clara, CA, USA

Abstract

Specialized execution using spatial architectures provides energy efficient computation, but requires effective algorithms for spatially scheduling the computation. Generally, this has been solved with architecture-specific heuristics, an approach which suffers from poor compiler/architect productivity, lack of insight on optimality, and inhibits migration of techniques between architectures. Our goal is to develop a scheduling framework usable for all spatial architectures. To this end, we expresses spatial scheduling as a constraint satisfaction problem using Integer Linear Programming (ILP). We observe that architecture primitives and scheduler responsibilities can be related through five abstractions: placement of computation, routing of data, managing event timing, managing resource utilization, and forming the optimization objectives. We encode these responsibilities as 20 general ILP constraints, which are used to create schedulers for the disparate TRIPS, DySER, and PLUG architectures. Our results show that a general declarative approach using ILP is implementable, practical, and typically matches or outperforms specialized schedulers.

Publisher

Association for Computing Machinery (ACM)

Subject

Computer Graphics and Computer-Aided Design,Software

Reference51 articles.

1. Trips toolchain http://www.cs.utexas.edu/ trips/dist/. Trips toolchain http://www.cs.utexas.edu/ trips/dist/.

2. A. V. Aho M. S. Lam R. Sethi and J. D. Ullman. Compilers: Principles Techniques and Tools. A. V. Aho M. S. Lam R. Sethi and J. D. Ullman. Compilers: Principles Techniques and Tools.

3. Functional synthesis of digital systems with TASS

4. Scanning polyhedra with DO loops

Cited by 44 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. DFGC: DFG-aware NoC Control based on Time Stamp Prediction for Dataflow Architecture;2023 IEEE 41st International Conference on Computer Design (ICCD);2023-11-06

2. MESA: Microarchitecture Extensions for Spatial Architecture Generation;Proceedings of the 50th Annual International Symposium on Computer Architecture;2023-06-17

3. ImaGen: A General Framework for Generating Memory- and Power-Efficient Image Processing Accelerators;Proceedings of the 50th Annual International Symposium on Computer Architecture;2023-06-17

4. Statically Scheduled vs. Elastic CGRA Architectures: Impact on Mapping Feasibility;2023 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW);2023-05

5. Rubick: A Unified Infrastructure for Analyzing, Exploring, and Implementing Spatial Architectures via Dataflow Decomposition;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2023

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3