A Pipelined Multi-Tiered Hardware Acceleration Approach Towards Content Addressable Binary Arithmetic-Reference-Cited by-同舟云学术

A Pipelined Multi-Tiered Hardware Acceleration Approach Towards Content Addressable Binary Arithmetic

Published:2021-10-22 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 2021 5th International Conference on Electronic Information Technology and Computer Engineering
language:
Short-container-title:

Author:

Qian Shunjun¹,Hu Yendo¹,Wu Yiliang¹,Yang Weijie¹,Bai Xue¹,Shao Rui²

Affiliation:

1. College of Ocean Information Engineering, Jimei University, Xiamen, Fujian

2. Key Laboratory of intelligent sensing technology of CETC, Nanjing, Jiangsu

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3501409.3501638

Reference10 articles.

1. L. Li , Y. Song , T. Ikenaga and S. Goto , " Hardware Architecture Design of CABAC Codec for H.264/AVC," 2007 International Symposium on VLSI Design , Automation and Test (VLSI-DAT) , 2007 , pp. 1 -- 4 . L. Li, Y. Song, T. Ikenaga and S. Goto, "Hardware Architecture Design of CABAC Codec for H.264/AVC," 2007 International Symposium on VLSI Design, Automation and Test (VLSI-DAT), 2007, pp. 1--4.

2. Jian-Wen Chen et al , " A hardware accelerator for context-based adaptive binary arithmetic decoding in H.264/AVC," 2005 IEEE International Symposium on Circuits and Systems , 2005 , pp. 4525 -- 4528 Vol. 5 . Jian-Wen Chen et al, "A hardware accelerator for context-based adaptive binary arithmetic decoding in H.264/AVC," 2005 IEEE International Symposium on Circuits and Systems, 2005, pp. 4525--4528 Vol. 5.

3. B. Peng et al , " A hardware CABAC encoder for HEVC," 2013 IEEE International Symposium on Circuits and Systems (ISCAS) , 2013 , pp. 1372 -- 1375 . B.Peng et al, "A hardware CABAC encoder for HEVC," 2013 IEEE International Symposium on Circuits and Systems (ISCAS), 2013, pp. 1372--1375.

4. Hardware implementation of HEVC CABAC encoder

5. Tran , D. , Pham , V. , Nguyen , H.K. , & Tran , X. ( 2019 ). A Survey of High-Efficient CABAC Hardware Implementations in HEVC Standard . Tran, D., Pham, V., Nguyen, H.K., & Tran, X. (2019). A Survey of High-Efficient CABAC Hardware Implementations in HEVC Standard.