Affiliation:
1. Computer Sciences Department, University of Wisconsin, Madison, 1210 W. Dayton Street, Madison, WI
Abstract
This paper proposes and evaluates a new approach to directory-based cache coherence protocols called
Reactive NUMA
(R-NUMA). An R-NUMA system combines a conventional CC-NUMA coherence protocol with a more-recent Simple-COMA (S-COMA) protocol. What makes R-NUMA novel is the way it dynamically reacts to program and system behavior to switch between CC-NUMA and S-COMA and exploit the best aspects of both protocols. This reactive behavior allows each node in an R-NUMA system to independently choose the best protocol for a particular page, thus providing much greater performance stability than either CC-NUMA or S-COMA alone. Our evaluation is both qualitative and quantitative. We first show the theoretical result that R-NUMA's worst-case performance is bounded within a small constant factor (i.e., two to three times) of the best of CC-NUMA and S-COMA. We then use detailed execution-driven simulation to show that, in practice, R-NUMA usually performs better than either a pure CC-NUMA or pure S-COMA protocol, and no more than 57% worse than the best of CC-NUMA and S-COMA, for our benchmarks and base system assumptions.
Publisher
Association for Computing Machinery (ACM)
Reference26 articles.
1. Silicon Graphics Origin Technology. http://www.sgi.com/ Products/hardware/servers/technology/index.html. Silicon Graphics Origin Technology. http://www.sgi.com/ Products/hardware/servers/technology/index.html.
2. The MIT Alewife machine
3. A case for NOW (Networks of Workstations)
4. Competitive management of distributed shared memory
5. Tony Brewer. A Highly Scalable System Utilizing up to 128 PA-RISC Processors. http:llwww.convex.comltech_cachelpsl SPP_Arch.times.ps. Tony Brewer. A Highly Scalable System Utilizing up to 128 PA-RISC Processors. http:llwww.convex.comltech_cachelpsl SPP_Arch.times.ps.
Cited by
10 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Imprecise Store Exceptions;Proceedings of the 50th Annual International Symposium on Computer Architecture;2023-06-17
2. SAC: Sharing-Aware Caching in Multi-Chip GPUs;Proceedings of the 50th Annual International Symposium on Computer Architecture;2023-06-17
3. TD-NUCA: Runtime Driven Management of NUCA Caches in Task Dataflow Programming Models;SC22: International Conference for High Performance Computing, Networking, Storage and Analysis;2022-11
4. Locality-Centric Data and Threadblock Management for Massive GPUs;2020 53rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO);2020-10
5. Cooperative NV-NUMA;Proceedings of the International Symposium on Memory Systems;2018-10