Affiliation:
1. University of British Columbia, Vancouver, Canada
2. University of Toronto, Ontario, Canada
Abstract
This paper proposes and evaluates compile time and instruction-set techniques for improving the accuracy of signal-processing algorithms run on fixed-point embedded processors. These techniques are proposed in the context of a profile guided floating- to fixed-point compiler-based conversion process. A novel fixed-point scaling algorithm (IRP) is introduced that exploits correlations between values in a program by applying fixed-point scaling, retaining as much precision as possible without causing overflow. This approach is extended into a more aggressive scaling algorithm (IRP-SA) by leveraging the modulo nature of 2's complement addition and subtraction to discard most significant bits that may not be redundant sign-extension bits. A complementary scaling technique (IDS) is then proposed that enables the fixed-point scaling of a variable to be parameterized, depending upon the context of its definitions and uses. Finally, a novel instruction-set enhancement—
fractional multiplication with internal left shift
(FMLS)—is proposed to further leverage interoperand correlations uncovered by the IRP-SA scaling algorithm. FMLS preserves a different subset of the full product's bits than traditional fractional fixed-point or integer multiplication. On average, FMLS combined with IRP-SA improves accuracy on processors with uniform bitwidth register architectures by the equivalent of 0.61 bits of additional precision for a set of signal-processing benchmarks (up to 2 bits). Even without employing FMLS, the IRP-SA scaling algorithm achieves additional accuracy over two previous fixed-point scaling algorithms by averages of 1.71 and 0.49 bits. Furthermore, as FMLS combines multiplication with a scaling shift, it reduces execution time by an average of 9.8%. An implementation of IDS, specialized to single-nested loops, is found to improve accuracy of a lattice filter benchmark by the equivalent of more than 16-bits of precision.
Publisher
Association for Computing Machinery (ACM)
Subject
Hardware and Architecture,Software
Reference32 articles.
1. Aamodt T. 2001. Floating-point to Fixed-Point Compilation and Embedded Architectural Support. M.S. thesis University of Toronto. Aamodt T. 2001. Floating-point to Fixed-Point Compilation and Embedded Architectural Support. M.S. thesis University of Toronto.
2. Embedded ISA support for enhanced floating-point to fixed-point ANSI-C compilation
3. Alta Group. 1994. Fixed-Point Optimizer User's Guide. Cadence Design Systems Inc. Sunnyvale CA. Alta Group. 1994. Fixed-Point Optimizer User's Guide. Cadence Design Systems Inc. Sunnyvale CA.
4. Minimization of fixed-point roundoff noise in extended state-space digital filters;Anspach K. M.;IEEE Trans. Circuits Syst.,1996
5. Approximate state-feedback linearization using spline functions
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献