Affiliation:
1. Electronics Laboratory, State University of Ghent, Sint-Pietersnieuwstraat 41, B9000 Ghent, Belgium
Abstract
Recent research in computer architecture has led to the development of Reduced Instruction Set Computers (RISCs). Such computers exploit the fast execution of a low number of low-level instructions. However, two problems arise: (
i
) as the RISC instruction set architectures are completely new and use specific look-ahead techniques, optimizing code generators of compilers must be developed from scratch to allow high level language programming; (
ii
) the high execution rate and low semantic instruction content inherent to RISCs requires extremely high instruction bandwidth in order to achieve maximal throughput. In this paper we propose to apply the concept of coprocessing in the instruction path and show how this technique, in particular in the RISC-case, greatly contributes to the solution of the two above problems.
Publisher
Association for Computing Machinery (ACM)
Reference14 articles.
1. The effect of instruction set complexity on program size and memory performance
2. Language coprocessor for interpretive execution of modula-2 programs
3. [Deba88] Debaere E. H. (1988) "The Extension of the Coprocessor-concept to the Instruction Path " Proc. of the European Simulation Multiconference (1-3 June 1988) Nice (France) pp. 294-299. [Deba88] Debaere E. H. (1988) "The Extension of the Coprocessor-concept to the Instruction Path " Proc. of the European Simulation Multiconference (1-3 June 1988) Nice (France) pp. 294-299.
4. And Now a Case for More Complex Instruction Sets