1. V. Aken'Ova and R. Saleh. 2006. A "Soft V. Aken'Ova and R. Saleh. 2006. A "Soft
2. " e FPGA Physical Design Approach with Case Studies in 180nm and 90nm. In IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06) . " eFPGA Physical Design Approach with Case Studies in 180nm and 90nm. In IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06) .
3. C. Beckhoff , D. Koch , and J. Torresen . 2010. Short-Circuits on FPGAs Caused by Partial Runtime Reconfiguration . In 20th International Conference on Field Programmable Logic and Applications (FPL) . C. Beckhoff, D. Koch, and J. Torresen. 2010. Short-Circuits on FPGAs Caused by Partial Runtime Reconfiguration. In 20th International Conference on Field Programmable Logic and Applications (FPL) .
4. Berkeley Logic Synthesis and Verification Group. [n.d.]. ABC: A System for Sequential Synthesis and Verification . http://www.eecs.berkeley.edu/ alanmi/abc/. Berkeley Logic Synthesis and Verification Group. [n.d.]. ABC: A System for Sequential Synthesis and Verification . http://www.eecs.berkeley.edu/ alanmi/abc/.
5. Vaughn Betz and Jonathan Rose . 1997. VPR: a New Packing, Placement and Routing Tool for FPGA Research . In Field-Programmable Logic and Applications (FPL) . Springer Berlin Heidelberg , 213--222. Vaughn Betz and Jonathan Rose. 1997. VPR: a New Packing, Placement and Routing Tool for FPGA Research. In Field-Programmable Logic and Applications (FPL). Springer Berlin Heidelberg, 213--222.