1. AMD. 2016. AMD Memory Encryption. Retrieved from http://amd-dev.wpengine.netdna-cdn.com/wordpress/media/2013/12/AMD_Memory_Encryption_Whitepaper_v7-Public.pdf.
2. Ittai Anati, Shay Gueron, Simon Johnson, and Vincent Scarlata. 2013. Innovative technology for CPU-based attestation and sealing. In Proceedings of the 2nd International Workshop on Hardware and Architectural Support for Security and Privacy.
3. Armaiti Ardeshiricham, Wei Hu, Joshua Marxen, and Ryan Kastner. 2017. Register transfer level information flow tracking for provably secure hardware design. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE’17). IEEE, 1691–1696.
4. The rocket chip generator;Asanovic Krste;EECS Department, University of California, Berkeley, Tech. Rep. UCB/EECS-2016-17,,2016
5. Arthur Azevedo de Amorim, Nathan Collins, André DeHon, Delphine Demange, Cătălin Hriţcu, David Pichardie, Benjamin C. Pierce, Randy Pollack, and Andrew Tolmach. 2014. A verified information-flow architecture. In ACM SIGPLAN Notices, Vol. 49. ACM, 165–178.