1. 2009. IEEE Standard VHDL Language Reference Manual. Online Webpage. https://ieeexplore.ieee.org/document/5981354. 2009. IEEE Standard VHDL Language Reference Manual. Online Webpage. https://ieeexplore.ieee.org/document/5981354.
2. 2017. IEEE Standard for SystemVerilog-Unified Hardware Design Specification and Verification Language. Online Webpage. https://ieeexplore.ieee.org/document/8299595. 2017. IEEE Standard for SystemVerilog-Unified Hardware Design Specification and Verification Language. Online Webpage. https://ieeexplore.ieee.org/document/8299595.
3. Christiaan Baaij , Matthijs Kooijman , Jan Kuper , Arjan Boeijink , and Marco Gerards . 2010 . Căsh: Structural Descriptions of Synchronous Hardware Using Haskell. Euromicro Conf. on Digital System Design (DSD) (Sep 2010). Christiaan Baaij, Matthijs Kooijman, Jan Kuper, Arjan Boeijink, and Marco Gerards. 2010. Căsh: Structural Descriptions of Synchronous Hardware Using Haskell. Euromicro Conf. on Digital System Design (DSD) (Sep 2010).
4. Chisel
5. Roberto Baldoni , Emilio Coppa , Daniele Cono D'elia , Camil Demetrescu, and Irene Finocchi. 2018 . A Survey of Symbolic Execution Techniques. Comput. Surveys ( 2018). Roberto Baldoni, Emilio Coppa, Daniele Cono D'elia, Camil Demetrescu, and Irene Finocchi. 2018. A Survey of Symbolic Execution Techniques. Comput. Surveys (2018).