Laconic deep learning inference acceleration-Reference-Cited by-同舟云学术

Laconic deep learning inference acceleration

Published:2019-06-22 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 46th International Symposium on Computer Architecture
language:
Short-container-title:

Author:

Sharify Sayeh¹,Lascorz Alberto Delmas¹,Mahmoud Mostafa¹,Nikolic Milos¹,Siu Kevin¹,Stuart Dylan Malone¹,Poulos Zissis¹,Moshovos Andreas¹

Affiliation:

1. University of Toronto

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3307650.3322255

Reference107 articles.

1. Soft-to-Hard Vector Quantization for End-to-End Learning Compressible Representations;Agustsson Eirikur;Advances in Neural Information Processing Systems 30: Annual Conf. on Neural Information Processing Systems,2017

2. SnaPEA: Predictive Early Activation for Reducing Computation in Deep Convolutional Neural Networks

3. Bit-pragmatic deep neural network computing

4. Cnvlutin: Ineffectual-Neuron-Free Deep Neural Network Computing

5. Fused-layer CNN accelerators

Cited by 72 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. BSViT: A Bit-Serial Vision Transformer Accelerator Exploiting Dynamic Patch and Weight Bit-Group Quantization;IEEE Transactions on Circuits and Systems I: Regular Papers;2024-09

2. Progressive Variable Precision DNN With Bitwise Ternary Accumulation;2024 IEEE 6th International Conference on AI Circuits and Systems (AICAS);2024-04-22

3. SPARK: Scalable and Precision-Aware Acceleration of Neural Networks via Efficient Encoding;2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA);2024-03-02

4. LUTein: Dense-Sparse Bit-Slice Architecture With Radix-4 LUT-Based Slice-Tensor Processing Units;2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA);2024-03-02

5. BitWave: Exploiting Column-Based Bit-Level Sparsity for Deep Learning Acceleration;2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA);2024-03-02