Formal verification of code motion techniques using data-flow-driven equivalence checking

Author:

Karfa Chandan1,Mandal Chittaranjan2,Sarkar Dipankar2

Affiliation:

1. Synopsys India Pvt Ltd, Bangalore, India

2. Indian Institute of Technology, Kharagpur, India

Abstract

A formal verification method for checking correctness of code motion techniques is presented in this article. Finite State Machine with Datapath (FSMD) models have been used to represent the input and the output behaviors of each synthesis step. The method introduces cutpoints in one FSMD, visualizes its computations as concatenation of paths from cutpoints to cutpoints, and then identifies equivalent finite path segments in the other FSMD; the process is then repeated with the FSMDs interchanged. Unlike many other reported techniques, the method is capable of verifying both uniform and nonuniform code motion techniques. It has been underlined in this work that for nonuniform code motions, identifying equivalent path segments involves model checking of some data-flow properties. Our method automatically identifies the situations where such properties are needed to be checked during equivalence checking, generates the appropriate properties, and invokes the model checking tool NuSMV to verify them. The correctness and the complexity of the method have been dealt with. Experimental results demonstrate the effectiveness of the method.

Funder

Microsoft Corporation and Microsoft Research India under Microsoft Research India

Publisher

Association for Computing Machinery (ACM)

Subject

Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Computer Science Applications

Reference57 articles.

1. Aho A. V. Sethi R. and Ullman J. D. 1987. COMPILERS Principles Techniques and Tools. Addison-Wesley Publishing Company. Aho A. V. Sethi R. and Ullman J. D. 1987. COMPILERS Principles Techniques and Tools. Addison-Wesley Publishing Company.

2. Verification of RTL generated from scheduled behavior in a high-level synthesis flow

3. Compiler transformations for high-performance computing

4. An Incremental and Layered Procedure for the Satisfiability of Linear Arithmetic Logic

5. Path-based scheduling for synthesis

Cited by 31 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Translation Validation of Information Leakage of Compiler Optimizations;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2023-11

2. Quantifying Information Leakage for Security Verification of Compiler Optimizations;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2022-11

3. BLAST: Belling the Black-Hat High-Level Synthesis Tool;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2022-11

4. Translation validation of coloured Petri net models of programs on integers;Acta Informatica;2022-04-06

5. PNPEq: Verification of Scheduled Conditional Behavior in Embedded Software using Petri Nets;2021 28th Asia-Pacific Software Engineering Conference (APSEC);2021-12

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3