Affiliation:
1. University of Massachusetts Amherst, MA
Abstract
Maintaining benefits of CMOS technology scaling is becoming challenging, primarily due to increased manufacturing complexities and unwanted passive power dissipations. This is particularly challenging in SRAM, where manufacturing precision and leakage power control are critical issues. To alleviate these challenges, we proposed a novel volatile memory alternative to SRAM called
nanowire volatile RAM
(NWRAM). Due to NWRAM's regular grid-based layout and innovative circuit style, manufacturing complexities are reduced and, at the same time, considerable benefits are attained in terms of performance and leakage power reduction. In this article we elaborate NWRAM's circuit aspects and manufacturability, and quantify benefits at 16nm technology node through simulation against state-of-the-art 6T-SRAM and gridded 8T-SRAM designs. Our results show that when lower bounds in design rules are considered, 10T-NWRAM's read and write time are 1.38x and 2x faster, and the leakage power is 14x better in comparison to high-performance 6T-SRAM. Similarly the 10T-NWRAM achieves 1.3x and 1.9x read and write performance, and 35x leakage power improvements compared to high-performance 8T-SRAM. 10T-NWRAM's density is comparable to 6T-SRAM and 8T-SRAM for lower bounds, but exhibits higher active power in similar comparisons. This article details all benchmarking results and provides thorough analysis of NWRAM's evaluations.
Funder
National Science Foundation
Center for Hierarchical Manufacturing, UMass-Amherst
Publisher
Association for Computing Machinery (ACM)
Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Reference26 articles.
1. A 65nm logic technology featuring 35nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and 0.57 μm/sub 2/ SRAM cell
2. Gridded design rule scaling: Taking the CPU toward the 16nm node;Bencher C.;Proc. SPIE Optic. Microlithograph.,2009
3. L. Burn. 2010. Lithography candidates for the 16nm 11nm and 8nm logic nodes. http://www.semi.org.cn/DownLoad/DownLoading.aspx?flag=videoPPT&fileName=201009181155305000.pdf. L. Burn. 2010. Lithography candidates for the 16nm 11nm and 8nm logic nodes. http://www.semi.org.cn/DownLoad/DownLoading.aspx?flag=videoPPT&fileName=201009181155305000.pdf.
4. A cost effective 32nm high-K/ metal gate CMOS technology for low power applications with single-metal/gate-first process
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献