Network-On-Chip Performance Evaluation by Synchronous Circuit Simulation-Reference-Cited by-同舟云学术

Network-On-Chip Performance Evaluation by Synchronous Circuit Simulation

Published:2023-10-28 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 16th International Workshop on Network on Chip Architectures
language:
Short-container-title:

Author:

Werner Leon¹^ORCID,Roob Julius¹^ORCID,Schneider Klaus¹^ORCID

Affiliation:

1. Department of Computer Science, RPTU Kaiserslautern-Landau, Germany

Funder

Deutsche Forschungsgemeinschaft

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3610396.3618089

Reference24 articles.

1. Limits on interconnection network performance

2. M. Baldi , F. Corno , M. Rebaudengo , P. Prinetto , M. Sonza Reorda , and G. Squillero . 1997. Simulation-based verification of network protocols performance . In Correct Hardware Design and Verification Methods (CHARME) (IFIP Conference Proceedings , Vol. 105), H.F. Li and D.K. Probst (Eds.). Chapman & Hall, Montréal, Québec, Canada, 236-- 251 . M. Baldi, F. Corno, M. Rebaudengo, P. Prinetto, M. Sonza Reorda, and G. Squillero. 1997. Simulation-based verification of network protocols performance. In Correct Hardware Design and Verification Methods (CHARME) (IFIP Conference Proceedings, Vol. 105), H.F. Li and D.K. Probst (Eds.). Chapman & Hall, Montréal, Québec, Canada, 236--251.

3. W.J. Dally and B. Towles. 2004. Principles and Practices of Interconnection Networks. Morgan Kaufmann. W.J. Dally and B. Towles. 2004. Principles and Practices of Interconnection Networks. Morgan Kaufmann.

4. A. Eslami Kiasari A. Jantsch M. Bekooij A. Burns and Z. Lu. 2012. Analytical approaches for performance evaluation of networks-on-chip. In Compilers Architecture and Synthesis for Embedded Systems (CASES) A. Jerraya L. Carloni V. Mooney and R. Rabbah (Eds.). ACM Tampere Finland 211--212. A. Eslami Kiasari A. Jantsch M. Bekooij A. Burns and Z. Lu. 2012. Analytical approaches for performance evaluation of networks-on-chip. In Compilers Architecture and Synthesis for Embedded Systems (CASES) A. Jerraya L. Carloni V. Mooney and R. Rabbah (Eds.). ACM Tampere Finland 211--212.

5. A. Galimberti F. Testa and A. Zeni. 2017. RTL Router Design in SystemVerilog. Project Thesis Politecnico di Milano - Department of Electronics Information and Bioengineering Milano Italy. A. Galimberti F. Testa and A. Zeni. 2017. RTL Router Design in SystemVerilog. Project Thesis Politecnico di Milano - Department of Electronics Information and Bioengineering Milano Italy.