IDeSyDe: Systematic Design Space Exploration via Design Space Identification

Author:

Jordão Rodolfo1ORCID,Becker Matthias1ORCID,Sander Ingo1ORCID

Affiliation:

1. KTH Royal Institute of Technology, Kista, Sweden

Abstract

Design space exploration (DSE) is a key activity in embedded design processes, where a mapping between applications and platforms that meets the process design requirements must be found. Finding such mappings is very challenging due to the complexity of modern embedded platforms and applications. DSE tools aid in this challenge by potentially covering sections of the design space that could be unintuitive to designers, leading to more optimised designs. Despite this potential benefit, DSE tools remain relatively niche in the embedded industry. A significant obstacle hindering their wider adoption is integrating such tools into embedded design processes. We present two contributions that address this integration issue. First, we present the design space identification (DSI) approach for systematically constructing DSE solutions that are modular and tuneable. Modularity means that DSE solutions can be reused to construct other DSE solutions, while tuneability means that the most specific DSE solution is chosen for the target DSE problem. Moreover, DSI enables transparent cooperation between exploration algorithms. Second, we present IDeSyDe, an extensible DSE framework for DSE solutions based on DSI. IDeSyDe allows extensions to be developed in different programming languages in a manner compliant with the DSI approach. We showcase the relevance of these contributions through five different case studies. The case study evaluations showed that non-exploration DSI procedures create overheads, which are marginal compared to the exploration algorithms. Empirically, most evaluations average 2% of the total DSE request. More importantly, the case studies have shown that IDeSyDe indeed provides a modular and incremental framework for constructing DSE solutions. In particular, the last case study required minimal extensions over the previous case studies so that support for a new application type was added to IDeSyDe.

Funder

Sweden’s Innovation Agency

ITEA

PANORAMA - Boosting Design Efficiency for Heterogeneous Systems

TRANSFORM - Design transformation for correct-by-construction design methodology, and the Advanced and innovative digitalization

Publisher

Association for Computing Machinery (ACM)

Reference37 articles.

1. Charles André. 2009. Syntax and Semantics of the Clock Constraint Specification Language (CCSL). Resarch Report RR-6925. INRIA 37. Retrieved Apr. 25 2023 from https://inria.hal.science/inria-00384077/document

2. Seyed-Hosein Attarzadeh-Niaki and Ingo Sander. 2017. Automatic construction of models for analytic system-level design space exploration problems. In Design Automation & Test in Europe Conference & Exhibition (DATE’17). IEEE Lausanne Switzerland 20 (Mar. 2017) 670–673. DOI:10.23919/DATE.2017.7927074

3. MILAN

4. David Benavides Sergio Segura Pablo Trinidad and Antonio Ruiz-Cortes. 2007. FAMA: Tooling a Framework for the Automated Analysis of Feature Models. Retrieved April 25 2023 from https://idus.us.es/handle/11441/26357

5. Julien Forget Frédéric Boniol Emmanuel Grolleau David Lesens and Claire Pagetti. 2010-04. Scheduling dependent periodic tasks without synchronization mechanisms. In Proceedings of the 2010 16th IEEE Real-Time and Embedded Technology and Applications Symposium. IEEE 301–310. DOI:10.1109/RTAS.2010.26ISSN: 1545-3421.

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3