Persistency for synchronization-free regions

Author:

Gogte Vaibhav1,Diestelhorst Stephan2,Wang William2,Narayanasamy Satish1,Chen Peter M.1,Wenisch Thomas F.1

Affiliation:

1. University of Michigan, USA

2. ARM Research, UK

Abstract

Nascent persistent memory (PM) technologies promise the performance of DRAM with the durability of disk, but how best to integrate them into programming systems remains an open question. Recent work extends language memory models with a persistency model prescribing semantics for updates to PM. These semantics enable programmers to design data structures in PM that are accessed like memory and yet are recoverable upon crash or failure. Alas, we find the semantics and performance of existing approaches unsatisfying. Existing approaches require high-overhead mechanisms, are restricted to certain synchronization constructs, provide incomplete semantics, and/or may recover to state that cannot arise in fault-free execution. We propose persistency semantics that guarantee failure atomicity of synchronization-free regions (SFRs) - program regions delimited by synchronization operations. Our approach provides clear semantics for the PM state recovery code may observe and extends C++11's "sequential consistency for data-race-free" guarantee to post-failure recovery code. We investigate two designs for failure-atomic SFRs that vary in performance and the degree to which commit of persistent state may lag execution. We demonstrate both approaches in LLVM v3.6.0 and compare to a state-of-the-art baseline to show performance improvement up to 87.5% (65.5% avg).

Funder

National Science Foundation

ARM

Publisher

Association for Computing Machinery (ACM)

Subject

Computer Graphics and Computer-Aided Design,Software

Reference62 articles.

1. Shared memory consistency models: a tutorial

2. ARM. 2016. ARMv8-A architecture evolution. https: //community.arm.com/groups/processors/blog/2016/01/05/ armv8-a-architecture-evolution . ARM. 2016. ARMv8-A architecture evolution. https: //community.arm.com/groups/processors/blog/2016/01/05/ armv8-a-architecture-evolution .

3. Hibernus++: A Self-Calibrating and Adaptive System for Transiently-Powered Embedded Devices

4. Valor: efficient, software-only region conflict exceptions

5. Foundations of the C++ concurrency memory model

Cited by 8 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Persistent Processor Architecture;56th Annual IEEE/ACM International Symposium on Microarchitecture;2023-10-28

2. CELLO: Compiler-Assisted Efficient Load-Load Ordering in Data-Race-Free Regions;2023 32nd International Conference on Parallel Architectures and Compilation Techniques (PACT);2023-10-21

3. Using Logging-on-Write to Improve Non-Volatile Memory Checkpoints via Processing-in-Memory;2023 IEEE 35th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD);2023-10-17

4. DONUTS: An efficient method for checkpointing in non‐volatile memories;Concurrency and Computation: Practice and Experience;2023-01-24

5. ResPCT;Proceedings of the Seventeenth European Conference on Computer Systems;2022-03-28

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3